1) $\quad V_{t_{r_{1}}} @ V_{i n}=V_{o v t}$ ES 330 Homework 14 Solutions, Spring 2024

$$
\begin{aligned}
= & \frac{V_{1 n}+\left(V_{D_{0}}+V_{T_{p}}\right) \sqrt{\frac{N_{p}}{N_{1}} W_{2}} \frac{L_{1}}{L_{1}}}{1+\sqrt{\frac{N_{p}}{N_{n}} \frac{W_{2}}{W_{1}} \frac{L_{1}}{L_{2}}}} \\
V_{\text {Trip }} & =\frac{0.75+(3.75-0.75) \sqrt{\frac{33}{100} \cdot \frac{1}{1}}}{1+\sqrt{\frac{33}{100} \cdot \frac{1}{1}}} \\
& =1.57 \mathrm{~V} \\
V_{\text {Trip }} & =\frac{0.75+(3.75-0.25) \sqrt{\frac{33}{100} \cdot \frac{5}{l}}}{1+\sqrt{\frac{33}{100} \cdot \frac{5}{1}}} \\
& =2.02 \mathrm{~V}
\end{aligned}
$$

2) minimum sized $k$-input Nor gate

$$
t_{\text {prop }}=\left(\frac{3 k+1}{2}\right) t_{\text {ref }}
$$

minimus sized $k$-input NAND gate

$$
t_{\text {prep }}=\left(\frac{3+k}{2}\right) t_{\text {ref }}
$$

Problem $3 \quad$ Assume $C_{\text {REF }}=4 \mathrm{fF} \quad R_{\text {Pd REF }}=2.5 \mathrm{~K} \Omega$


$$
\begin{aligned}
& C_{L}=\frac{30 f F}{4 / f F}=7.5 C_{R E F} \\
& t_{H L}=R_{\text {PREF }} \cdot C_{L}=7.5 C_{\text {REF }} \cdot R_{\text {PORE }} \\
& t_{H L}=\frac{7.5}{2} t_{\text {REF }}=3.75 t_{R E F} \\
& \text { but for } O D=1, t_{L H}=t_{H L} \\
& \therefore t_{L H}=3.75 t_{R E F}
\end{aligned}
$$

For minimum sized inverter

$$
t_{H L}=\frac{t_{R_{E F}}}{2}\left(\frac{1}{O D_{N_{L}}}\right) \cdot F I_{K_{O}}
$$

$$
\text { but } O D_{H L}=1, F I_{L O A_{D}}=7.5
$$

$$
\begin{aligned}
& \therefore t_{H_{L}}=3.75 t_{R_{E F}} \\
& \text { and } O D_{L H}=\frac{1}{3}
\end{aligned}
$$

$$
\begin{aligned}
& \text { and } O D_{L H}=\frac{1}{3} \\
& t_{L H}=t_{\frac{Q_{E F}}{2}}^{2}\left(\frac{1}{O D_{L H}}\right) \cdot F I_{\text {FOAL }}
\end{aligned}
$$

$$
\because \quad t_{L H}=11.25 t_{R E F}
$$

Problem 4 For all inputs, L=Lmin.


$$
\mathrm{W}_{\mathrm{n}}=8 \mathrm{~W}_{\min }, \mathrm{Wp}=3 \mathrm{~W}_{\min } \text { so the capacitance on each input is }
$$

$\mathrm{C}_{\mathrm{IN}}=\mathrm{C}_{\mathrm{OX}}\left(\mathrm{W}_{\mathrm{n}} \mathrm{L}_{\mathrm{n}}+\mathrm{W}_{\mathrm{p}} \mathrm{L}_{\mathrm{p}}\right)=\mathrm{C}_{\mathrm{OX}} \mathrm{L}_{\mathrm{MIN}}\left(\mathrm{W}_{\mathrm{n}}+\mathrm{W}_{\mathrm{p}}\right)=\mathrm{C}_{\mathrm{OX}} \mathrm{L}_{\mathrm{MIN}}\left(11 \mathrm{~W}_{\mathrm{MIN}}\right)$
But $C_{\text {REF }}=4 C_{o x} W_{\text {MINL }} L_{\text {MIN }}$ so $C_{\text {IN }}=\frac{11}{4} C_{\text {REF }}$
Since there are 8 total inputs, the total gate area is

$$
\mathrm{A}_{\mathrm{GATE}}=8 \bullet\left(\mathrm{~L}_{\mathrm{MIN}} \bullet 8 \mathrm{~W}_{\mathrm{MIN}}+\mathrm{L}_{\mathrm{MIN}} \bullet 3 \mathrm{~W}_{\mathrm{MIN}}\right)=88 \mathrm{~L}_{\mathrm{MIN}} \mathrm{~W}_{\mathrm{MIN}}
$$



For the inputs on the 4-input NAND gates, $W_{n}=4 W_{\text {min }}, W p=3 W_{\text {min }}$ so the capacitance on each input is

$$
\mathrm{C}_{\mathrm{IN}}=\mathrm{C}_{\mathrm{OX}}\left(\mathrm{~W}_{\mathrm{n}} \mathrm{~L}_{\mathrm{n}}+\mathrm{W}_{\mathrm{p}} \mathrm{~L}_{\mathrm{p}}\right)=\mathrm{C}_{\mathrm{OX}} \mathrm{~L}_{\mathrm{MIN}}\left(\mathrm{~W}_{\mathrm{n}}+\mathrm{W}_{\mathrm{p}}\right)=\mathrm{C}_{\mathrm{OX}} \mathrm{~L}_{\mathrm{MIN}}\left(7 \mathrm{~W}_{\mathrm{MIN}}\right)
$$

But $C_{\text {REF }}=4 C_{o x} W_{\text {MINL }} L_{\text {MIN }}$ so $C_{\text {IN }}=\frac{7}{4} C_{\text {REF }}$
Since there are 8 inputs at the first level of logic, the gate area at the first level of logic is
$\mathrm{A}_{\text {GATEI }}=8 \bullet\left(\mathrm{~L}_{\text {MIN }} \bullet 4 \mathrm{~W}_{\text {MIN }}+\mathrm{L}_{\text {MIN }} \bullet 3 \mathrm{~W}_{\text {MIN }}\right)=56 \mathrm{~L}_{\text {MIN }} \mathrm{W}_{\text {MIN }}$
At the second level of logic, the 2-input NOR gate will have $W_{n}=W_{\text {MIN }}$ and $W_{P}=6 W_{\text {MIN }}$ so the gate area at the second level of logic is

$$
\mathrm{A}_{\mathrm{GATE} 2}=2 \bullet\left(\mathrm{~L}_{\mathrm{MIN}} \bullet \mathrm{~W}_{\mathrm{MIN}}+\mathrm{L}_{\mathrm{MIN}} \bullet 6 \mathrm{~W}_{\mathrm{MIN}}\right)=14 \mathrm{~L}_{\mathrm{MIN}} \mathrm{~W}_{\mathrm{MIN}}
$$

And at the third level of logic, the inverter will have a gate area of $\mathrm{A}_{\text {GATE3 }}=\left(\mathrm{L}_{\mathrm{MIN}} \bullet \mathrm{W}_{\mathrm{MIN}}+\mathrm{L}_{\mathrm{MIN}} \bullet 3 \mathrm{~W}_{\mathrm{MIN}}\right)=4 \mathrm{~L}_{\mathrm{MIN}} \mathrm{W}_{\mathrm{MIN}}$
So the total gate area is $\mathrm{A}_{\text {TOTAL }}=\sum_{\mathrm{i}=1}^{3} \mathrm{~A}_{\text {GATEi }}=74 \mathrm{~L}_{\mathrm{MIN}} \mathrm{W}_{\mathrm{MIN}}$


For the inputs on the 2-input NAND gates, $W_{n}=2 W_{\text {min }}, W p=3 W_{\text {min }}$ so the capacitance on each input is $\mathrm{C}_{\mathrm{IN}}=\mathrm{C}_{\mathrm{OX}}\left(\mathrm{W}_{\mathrm{n}} \mathrm{L}_{\mathrm{n}}+\mathrm{W}_{\mathrm{p}} \mathrm{L}_{\mathrm{p}}\right)=\mathrm{C}_{\mathrm{OX}} \mathrm{L}_{\mathrm{MIN}}\left(\mathrm{W}_{\mathrm{n}}+\mathrm{W}_{\mathrm{p}}\right)=\mathrm{C}_{\mathrm{OX}} \mathrm{L}_{\mathrm{MIN}}\left(5 \mathrm{~W}_{\mathrm{MIN}}\right)$ But $C_{\text {REF }}=4 C_{o x} W_{\text {MIN }} L_{\text {MIN }}$ so $C_{\text {IN }}=\frac{5}{4} C_{\text {REF }}$

Since there are 8 inputs at the first level of logic, the gate area at the first level of logic is
$\mathrm{A}_{\text {GATEI }}=8 \bullet\left(\mathrm{~L}_{\text {MIN }}\right.$

- $2 \mathrm{~W}_{\text {MIN }}+\mathrm{L}_{\text {MIN }}$
- $\left.3 \mathrm{~W}_{\text {MIN }}\right)=40 \mathrm{~L}_{\text {MIN }} \mathrm{W}_{\text {MIN }}$

At the second level of logic, the 4 -input NOR gate will have $\mathrm{W}_{\mathrm{n}}=\mathrm{W}_{\text {MIN }}$ and $\mathrm{W}_{\mathrm{P}}=12 \mathrm{~W}_{\text {MIN }}$ so the gate area at the second level of logic is
$\mathrm{A}_{\text {GATE } 2}=4 \bullet\left(\mathrm{~L}_{\mathrm{MIN}} \bullet \mathrm{W}_{\mathrm{MIN}}+\mathrm{L}_{\mathrm{MIN}} \bullet 12 \mathrm{~W}_{\mathrm{MIN}}\right)=52 \mathrm{~L}_{\mathrm{MIN}} \mathrm{W}_{\text {MIN }}$
And at the third level of logic, the inverter will have a gate area of

$$
\mathrm{A}_{\text {GATE } 3}=\left(\mathrm{L}_{\mathrm{MIN}} \bullet \mathrm{~W}_{\mathrm{MIN}}+\mathrm{L}_{\mathrm{MIN}} \bullet 3 \mathrm{~W}_{\mathrm{MIN}}\right)=4 \mathrm{~L}_{\mathrm{MIN}} \mathrm{~W}_{\mathrm{MIN}}
$$

So the total gate area is $A_{\text {TOTAL }}=\sum_{i=1}^{3} A_{\text {GATEi }}=96 L_{\text {MIN }} W_{\text {MIN }}$


For the inputs on the 2-input NAND gates, $\mathrm{W}_{\mathrm{n}}=2 \mathrm{~W}_{\text {min }}, \mathrm{Wp}=3 \mathrm{~W}_{\text {min }}$ so the capacitance on each input is $\mathrm{C}_{\mathrm{IN}}=\mathrm{C}_{\mathrm{OX}}\left(\mathrm{W}_{\mathrm{n}} \mathrm{L}_{\mathrm{n}}+\mathrm{W}_{\mathrm{p}} \mathrm{L}_{\mathrm{p}}\right)=\mathrm{C}_{\mathrm{OX}} \mathrm{L}_{\text {MIN }}\left(\mathrm{W}_{\mathrm{n}}+\mathrm{W}_{\mathrm{p}}\right)=\mathrm{C}_{\mathrm{OX}} \mathrm{L}_{\text {MIN }}\left(5 \mathrm{~W}_{\text {MIN }}\right)$ But $C_{\text {REF }}=4 C_{o x} W_{\text {MIN }} L_{\text {min }}$ so $C_{\text {IN }}=\frac{5}{4} C_{\text {ReF }}$
Since there are 8 inputs at the first level of logic, the gate area at the first level of logic is
$\mathrm{A}_{\text {GAtEI }}=8 \bullet\left(\mathrm{~L}_{\text {MIN }} \bullet 2 \mathrm{~W}_{\text {MIN }}+\mathrm{L}_{\text {MIN }} \bullet 3 \mathrm{~W}_{\text {MIN }}\right)=40 \mathrm{~L}_{\text {MIN }} \mathrm{W}_{\text {MIN }}$
At the second level of logic, the 2 -input NOR gate will have $\mathrm{W}_{\mathrm{n}}=\mathrm{W}_{\text {MIN }}$ and $\mathrm{W}_{\mathrm{p}}=6 \mathrm{~W}_{\text {MIN }}$ so the gate area at the second level of logic is
$\mathrm{A}_{\text {GATE } 2}=4 \bullet\left(\mathrm{~L}_{\text {MIN }} \bullet \mathrm{W}_{\text {MIN }}+\mathrm{L}_{\text {MIN }} \bullet 6 \mathrm{~W}_{\text {MIN }}\right)=28 \mathrm{~L}_{\text {MIN }} \mathrm{W}_{\text {MIN }}$
And at the third level of logic, the NAND gate will have a gate area of
$\mathrm{A}_{\text {GATE }}=2 \bullet\left(\mathrm{~L}_{\text {MIN }} \bullet 2 \mathrm{~W}_{\text {MIN }}+\mathrm{L}_{\text {MIN }} \bullet 3 \mathrm{~W}_{\text {MIN }}\right)=10 \mathrm{~L}_{\text {MIN }} \mathrm{W}_{\text {MIN }}$
So the total gate area is $A_{\text {TOTAL }}=\sum_{i=1}^{3} A_{\text {GATEi }}=78 \mathrm{~L}_{\text {MIN }} W_{\text {MIN }}$
Problem 5 For a k -input NOR gate with $\mathrm{k}=3$, if $\mathrm{OD}=1$ and equal to that of the reference inverter $\mathrm{L}_{\mathrm{n}}=\mathrm{L}_{\mathrm{p}}=\mathrm{L}_{\text {min }}, \mathrm{W}_{\mathrm{n}}=\mathrm{W}_{\text {min }}$ and $\mathrm{W}_{\mathrm{p}}=3 \mathrm{~kW} \mathrm{~W}_{\text {min }}=9 \mathrm{~W}_{\text {min }}$

Problem 6 Circuit is shown below but trip point determined by the input gate only, not affected by the Load.


There are two scenarios that cause the output to transition. One is when one of the inputs transitions and the other input is low. The other is when both inputs transition together. We will denote these as Case 1 and Case 2.
a) Case 1. Assume $B$ input is 0 and $A$ input transitions between 0 and 1. If the $B$ input is $0, \mathrm{Mn} 2$ is in cutoff. Trip point will occur when VA=VC and this will happen when Mn1 and MP1 are in Sat region. Since Mn1 and Mp1 are in saturation,

$$
\begin{aligned}
& \mathrm{I}_{1}=\frac{\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{OX}} \mathrm{~W}_{\mathrm{n} 1}}{2 \mathrm{~L}_{\mathrm{n} 1}}\left(\mathrm{~V}_{\mathrm{A}}-\mathrm{V}_{T H n}\right)^{2} \\
& \mathrm{I}_{2}=\frac{\mu_{\mathrm{p}} \mathrm{C}_{\mathrm{OX}} \mathrm{~W}_{\mathrm{p} 1}}{2 \mathrm{~L}_{\mathrm{p} 1}}\left(\mathrm{~V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{T H \mathrm{p}}\right)^{2}
\end{aligned}
$$

Equating these two currents and solving for VA, obtain

Case 2 Assume $A$ and $B$ inputs are connected together. In this scenario, Mn1 and Mn2 are connected in parallel and serve as a single device with effective width equal to 2 Wn 1 . Again, trip point will occur when VA=VC and this will happen when the parallel combination of MN1 and MN2 is in saturation and when MP1 is in saturation. We thus have

$$
\begin{aligned}
& \mathrm{I}_{1}=\frac{\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{OX}} 2 \mathrm{~W}_{\mathrm{n} 1}}{2 \mathrm{~L}_{\mathrm{n} 1}}\left(\mathrm{~V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{THn}}\right)^{2} \\
& \mathrm{I}_{2}=\frac{\mu_{\mathrm{p}} \mathrm{C}_{\mathrm{Ox}} \mathrm{~W}_{\mathrm{p} 1}}{2 \mathrm{~L}_{\mathrm{p} 1}}\left(\mathrm{~V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{T H \mathrm{p}}\right)^{2}
\end{aligned}
$$

Equating these two currents and solving for VA, obtain

$$
V_{A}=V_{T R 1 P}=\frac{\left(\mathrm{V}_{T H n}\right)+\left(\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{T H \mathrm{p}}\right) \sqrt{\frac{\mu_{\mathrm{p}}}{\mu_{n}} \frac{W_{\mathrm{p} 1}}{2 W_{\mathrm{n} 1}} \frac{L_{\mathrm{n} 1}}{L_{\mathrm{p} 1}}}}{1+\sqrt{\frac{\mu_{\mathrm{p}}}{\mu_{n}} \frac{W_{\mathrm{p} 1}}{2 W_{\mathrm{n} 1}} \frac{L_{1 \mathrm{n}}}{L_{\mathrm{p} 2}}}}
$$

b) Since the first NOR gate is driving an identical device, the load on the first stage has a Fan-in of $\mathbf{F I}_{L O A D}=\left.\left(\frac{3 \mathbf{k + 1}}{4}\right)\right|_{k=2}=\frac{7}{4}$. For a two-input NOR gate, there is only a single LH output transition (there are two HL output transitions) and since the gates are sized for equal worstcase rise-fall times, $\mathrm{t}_{\mathrm{LH}}=\frac{\mathrm{t}_{\text {REF }}}{2} \bullet \mathrm{FI}_{\text {LOAD }}=\frac{7}{8} \mathrm{t}_{\text {REF }}$

Problem 7
Since sized for equal worst-case rise-fall times with $O D=1$, we have $t_{P R O P}=t_{R E F} \bullet \sum_{k=1}^{3} F_{l(k+1)}$
It follows that $\mathrm{F}_{\mathrm{I} 2}=\left.\frac{3+\mathrm{k}}{4}\right|_{\mathrm{k}=3}=\frac{3}{2} \quad \mathrm{~F}_{\mathrm{I} 3}=\left.\frac{3 \mathrm{k}+1}{4}\right|_{\mathrm{k}=2}=\frac{7}{4} \quad \mathrm{~F}_{\mathrm{I} 4}=\left.\frac{20 \mathrm{fF}}{\mathrm{C}_{\mathrm{REF}}}\right|_{\mathrm{CREF}=4 \mathrm{fF}}=5$
Thus $\mathrm{t}_{\text {PROP }}=8.25 \mathrm{t}_{\text {REF }}$.
Proton 8. There are multiple solutions. One fallows.

$$
\bar{F}=(\overline{A B} \cdot \bar{C})+\bar{D}
$$

Gate Implementation


For NOR Gate:


$$
\begin{aligned}
& L_{n}=L_{p}=L_{\min } \\
& w_{n}=\omega_{\mathrm{min}} \\
& w_{p}=6 \omega_{\min }
\end{aligned}
$$

For Inverter:


$$
\begin{aligned}
& L_{n}=L_{p}=L_{\min } \\
& \omega_{n}=\omega_{\min } \\
& \omega_{p}=3 \omega_{\mathrm{min}}
\end{aligned}
$$

Prob 9: Circuit 1

(a)

$v_{l}=370 \mathrm{mV}$

$$
V_{H}=4.37 \mathrm{~V}
$$


(b)


Not an inverter

Prob 9: Circuit 3



$$
V_{L}=650 \mathrm{mV}
$$

$$
V_{H}=4.17 \mathrm{~V}
$$

